

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6



The diagram illustrates a memory system 100 with the following components and connections:

- 121: INPUT BUFFER**: Receives CLK , $\overline{\text{W}}$, and $\overline{\text{R}}$. It outputs KW , KDIN , and R/W to **127: COMMAND DETERMINATION**.
- 122: INPUT BUFFER**: Receives Add and outputs ADW to **REG X3**.
- 123: INPUT BUFFER**: Receives Add and outputs ADR to **REG Y2**.
- 124: INPUT BUFFER**: Receives Din and outputs S-P to **139**.
- 125: OUTPUT BUFFER**: Receives Dout and outputs P-S to **138**.
- 127: COMMAND DETERMINATION**: Outputs KW , KDIN , and R/W to **REG X3**.
- 128: R/W K KW**: Receives R/W and KW from **127**.
- 129: REFRESH ADDRESS GENERATION**: Receives ADW and ADR from **REG X3** and **REG Y2** respectively. It outputs ADF to **136: TIMER**.
- 130A: REG X3**: Receives ADW and outputs ADW to **133: R/W & REFRESH CONTROL**.
- 131: REG Y2**: Receives ADR and outputs ADR to **133**.
- 132: HIT1,2**: Receives HITW and HIT from **133**.
- 133: R/W & REFRESH CONTROL**: Receives R/W and KW from **128**. It outputs WE/FE and RE/FE to **100**.
- 134: HIT DECISION**: Receives HIT1,2 and outputs HIT to **133**.
- 135: REGISTER**: Receives HIT and outputs HIT to **133**.
- 136: TIMER**: Receives ADF and outputs HITW to **133**.
- 137: MUX**: Receives HIT and outputs HIT to **133**.
- 138: P-S**: Receives P-S from **125** and outputs P-S to **139**.
- 139: S-P**: Receives S-P from **124** and outputs S-P to **141**.
- 140: REGISTER**: Receives HIT and outputs HIT to **133**.
- 141: L**: Receives HIT and outputs HIT to **133**.
- 142: REGISTER**: Receives HIT and outputs HIT to **133**.
- 143: REGISTER**: Receives HIT and outputs HIT to **133**.
- 144: REGISTER**: Receives HIT and outputs HIT to **133**.
- 100: Memory Array**: Receives WE/FE and RE/FE from **133**. It contains **X DECODER (WF)**, **Y DECODER (WF)**, **SA/PC (WF)**, **B (RF)**, **SA/PC (RF)**, and **Y DECODER (RF)**. It outputs W (RF) , B (RF) , A (WF) , B (RF) , W (RF) , B (RF) , A (WF) , and B (RF) to **111R**, **111W**, **112R**, and **112W**.
- 111R: X DECODER (RF)**: Receives W (RF) and outputs W (RF) to **111W**.
- 111W: Y DECODER (WF)**: Receives B (RF) and outputs B (RF) to **112R**.
- 112R: SA/PC (RF)**: Receives A (WF) and outputs A (WF) to **112W**.
- 112W: Y DECODER (WF)**: Receives B (RF) and outputs B (RF) to **113R**.
- 113R: SA/PC (RF)**: Receives A (WF) and outputs A (WF) to **113W**.
- 113W: X DECODER (WF)**: Receives W (RF) and outputs W (RF) to **111R**.
- 114: RBUS**: Receives W (RF) and B (RF) from **100**.
- 115: WBUS**: Receives W (RF) and B (RF) from **100**.

FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG . 12




FIG . 13

PRIOR ART

